Project:

ESR-6: PhD at EPFL (Swiss Federal Polytechnical Institute), Switzerland

Topic:

Domain-wall-based conductive channels and interfaces for reconfigurable circuits

Supervisor:

Dr. Igor Stolichnov (EPFL)

Non-academic Supervisor:

Dr. Stephan Tiedke (AixACCT Systems GmbH, Germany)

Domain-wall-based conductive channels and interfaces for reconfigurable circuits

Conductive domain walls (DW) are attractive for new concepts of information processing because of their electrical reconfigurability and robust, non-thermally-activated (in case of metallic DWs) transport properties. The project includes fabrication of arrays of conductive channels with controlled/changeable patterns based on ferroelectric/ferroelastic domain walls. The materials including classic ferroelectrics like PbZr1-xTixO3and novel CMOS-compatible ferroelectrics like (Hf,Zr)O2  will be grown by PLD and ALD techniques and analyzed by various methods including advanced scanning probe techniques. The ESR will be in charge of fabrication of the functional elements, experimental investigations of the channels and their interfaces/contacts as well as analysis/modeling of the results. The main part of the research will be done at EPFL, Switzerland. During the project the ESR will spend the secondments at Queen’s University of Belfast, United Kingdom for device processing/characterization (1 month) and Solmates B.V., the Netherlandsfor device integration on large scale wafers (1 month).

EPFL is one of the leading technical universities in Europe with about 10’000 students. It offers an exciting and stimulating atmosphere for teaching, learning, and research, promoting collaboration between the academic scientists and industry. A number of competence centers and facilities including the clean rooms (CMI), interdisciplinary center for electron microscopy (CIME) and others offer a very competitive research environment.

The Nanoelectronic Devices Laboratory (NANOLAB) is working on various subjects in the field of silicon and functional oxide micro/nano-electronics with special emphasis on the technology, design and modeling of low power nanoscale solid-state devices and their integration into smart micro/nano-systems. The team is active in development and analysis of various functional materials and their integration on silicon for applications relating to the energy-efficient information processing and storage.

For more details on the project, contact Dr. Igor Stolichnov, igor.stolitchnov@epfl.ch

© 2019 EU-H2020 ITN
Design by Beabudai Design